
ANALOG MULTIPLEXER/DEMULTIPLEXER High-Performance Silicon-Gate CMOS

The IN74HC4052 utilize silicon-gate CMOS technology to achieve fast propagation delays, low ON resistances, and low OFF leakage currents. These analog multiplexers/demultiplexers control analog voltages that may vary across the complete power supply range (from V_{CC} to V_{EE}).


The Channel-Select inputs determine which one of the Analog Inputs/Outputs is to be connected, by means of an analog switch, to the Common Output/Input.When the Enable pin is high, all analog switches are turned off.

The Channel-Select and Enable inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LS/ALS TTLoutputs.

- Fast Switching and Propagation Speeds
- Low Crosstalk Between Switches
- Diode Protection on All Inputs/Outputs
- Analog Power Supply Range (V_{CC}-V_{EE})=2.0 to 12.0 V
- Digital (Control) Power Supply Range (V_{CC}-GND)=2.0 to 6.0 V
- Low Noise







ORDERING INFORMATION IN74HC4052N Plastic IN74HC4052DW SOIC

 $T_A = -55^\circ$ to 125° C for all packages

PIN ASSIGNMENT

Y0 [1 •	16 V _{CC}
Y2 [2	15 X2
ΥC	3	14 X1
Y3 [4	13 🛛 X
Y1 [5	12 X0
enable [6	11 🛛 X3
$\mathrm{v_{EE}}$ [7	10 🛛 A
gnd [8	9 🛛 В

FUNCTION TABLE							
Control Inputs			ON				
Enable	Sel	ect	Channels				
	В	А					
L	L	L	Y0	X0			
L	L	Н	Y1	X1			
L	Н	L	Y2 X2				
L	Н	Н	Y3 X3				
Н	Х	Х	None				

X = don't care



PIN 16 =V_{CC} PIN 7 = V_{EE} PIN 8 = GND

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
V _{CC}	Positive DC Supply Voltage (Referenced to GND)	-0.5 to +7.0 -0.5 to +14.0	V
	(Referenced to V _{EE})		
V_{EE}	Negative DC Supply Voltage (Referenced to GND)	-7.0 to +0.5	V
V _{IS}	Analog Input Voltage	V _{EE} - 0.5 to V _{CC} +0.5	V
V _{IN}	Digital Input Voltage (Referenced to GND)	-1.5 to V _{CC} +1.5	V
	DC Input Current Into or Out of Any Pin	±25	mA
P _D	Power Dissipation in Still Air, Plastic DIP+ SOIC Package+	750 500	mW
Tstg	Storage Temperature	-65 to +150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package)	260	°C

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions. +Derating - Plastic DIP: - 10 mW/°C from 65° to 125°C

Ig - Plastic DIP: - 10 mW/ $^{\circ}$ C from 65° to 125°C

SOIC Package: : - 7 mW/°C from 65° to 125°C

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit
V _{CC}	Positive Supply Voltage (Referenced to GND)	2.0	6.0	V
	(Referenced to V _{EE})	2.0	12.0	
V _{EE}	Negative DC Supply Voltage (Referenced to GND)	- 6.0	GND	V
V _{IS}	Analog Input Voltage	V _{EE}	V _{CC}	V
V _{IN}	Digital Input Voltage (Referenced to GND)	GND	V _{CC}	V
V _{IO} *	Static or Dynamic Voltage Across Switch	-	1.2	V
T _A	Operating Temperature, All Package Types	-55	+125	°C
t _r , t _f	Input Rise and Fall Time (Channel V _{CC} =2.0 V	0	1000	ns
	Select or Enable Inputs) V _{CC} =4.5 V	0	500	
	V _{CC} =6.0 V	0	400	

^{*} For voltage drops across the switch greater than 1.2 V (switch on), excessive V_{CC} current may be drawn;

i. e., the current out of the switch may contain both V_{CC} and switch input components. The reliability of the device will be unaffected unless the Maximum Ratings are exceeded.

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{IN} and V_{OUT} should be constrained to the range indicated in the Recommended Operating Conditions.

Unused digital input pins must be tied to an appropriate logic voltage level (e.g., either GND or V_{cc}). Unused Analog I/O pins may be left open or terminated.



DC ELECTRICAL CHARACTERISTICS Digital Section (Voltages Referenced to GND) V_{EE} =GND, Except Where Noted

			V_{CC}	Guara	Guaranteed Limit		
Symbol	Parameter	Test Conditions	V	25 °C	≤85	≤125	Unit
				to	°C	°C	
				-55°C			
VIH	Minimum High-Level	R _{ON} = Per Spec	2.0	1.5	1.5	1.5	V
	Input Voltage,		4.5	3.15	3.15	3.15	
	Channel-Select or		6.0	4.2	4.2	4.2	
	Enable Inputs						
V _{IL}	Maximum Low -Level	R _{ON} = Per Spec	2.0	0.3	0.3	0.3	V
	Input Voltage,		4.5	0.9	0.9	0.9	
	Channel-Select or		6.0	1.2	1.2	1.2	
	Enable Inputs						
I _{IN}	Maximum Input	$V_{IN}=V_{CC}$ or GND,	6.0	±0.1	±1.0	±1.0	μA
	Leakage Current,	V _{EE} =-6.0 V					
	Channel-Select or						
	Enable Inputs						
I _{CC}	Maximum Quiescent	Channel Select = V _{CC} or GND					μA
	Supply Current	Enable = V _{CC} or GND					-
	(per Package)	$V_{IS} = V_{CC}$ or GND					
		V_{IO} = 0 V V_{EE} = GND	6.0	2	20	40	
		V _{EE} = -6.0	6.0	8	80	160	

DC ELECTRICAL CHARACTERISTICS Analog Section

		U	V_{CC}	V_{EE}	Gua	ranteed	Limit	
Symbol	Parameter	Test Conditions	V	V	25 °C	≤85	≤125	Unit
					to	°C	°C	
					-55°C			
R _{ON}	Maximum "ON"	$V_{IN}=V_{IL}$ or V_{IH}	4.5	0.0	190	240	280	Ω
	Resistance	$V_{IS} = V_{CC}$ or V_{EE}	4.5	-4.5	120	150	170	
		$I_S \le 2.0 \text{ mA}(\text{Figure 1})$	6.0	-6.0	100	125	140	
		$V_{IN}=V_{IL}$ or V_{IH}	4.5	0.0	150	190	230	
		$V_{IS} = V_{CC}$ or V_{EE}	4.5	-4.5	100	125	140	
		(Endpoints)						
		$I_S \le 2.0 \text{ mA}(Figure 1)$	6.0	-6.0	80	100	115	
ΔR_{ON}	Maximum Difference in	$V_{IN}=V_{IL}$ or V_{IH}	4.5	0.0	30	35	40	Ω
	"ON" Resistance Between	$V_{IS} = 1/2 (V_{CC} - V_{EE})$	4.5	-4.5	12	15	18	
	Any Two Channels in the	$I_S \le 2.0 \text{ mA}$	6.0	-6.0	10	12	14	
	Same Package							
I _{OFF}	Maximum Off- Channel	$V_{IN}=V_{IL}$ or V_{IH}	6.0	-6.0	0.1	0.5	1.0	μA
	Leakage Current, Any							
	One Channel	Switch Off (Figure 2)						
	Maximum Off- Channel		6.0	-6.0	0.1	1.0	2.0	
	Leakage Current,							
	Common Channel	Switch Off (Figure 3)						
I _{ON}	Maximum On- Channel	$V_{IN}=V_{IL}$ or V_{IH}	6.0	-6.0	0.1	1.0	2.0	μA
	Leakage Current,	Switch to Switch =						
	Channel to Channel	V_{CC} - V_{EE} (Figure 4)						



AC ELECTRICAL CHARACTERISTICS(C_L=50pF,Input t_r=t_f=6.0 ns)

		<u> </u>	V _{cc} Guaranteed Limit				
Symbol	Paramete	r	V	25 °C	≤85°C	≤125	Unit
				to		°C	
				-55°C			
t _{PLH} ,	Maximum Propagation [2.0	370	465	550	ns	
t _{PHL}	Select to Analog Output	(Figures 8 and	4.5	74	93	110	
	9)		6.0	63	79	94	
t _{PLH} ,	Maximum Propagation Delay, Analog			60	75	90	ns
t _{PHL}	Input to Analog Output (Figures 10 and	4.5	12	15	18	
	11)			10	13	15	
t _{PLZ} ,	Maximum Propagation Delay, Enable to			290	364	430	ns
t _{PHZ}	Analog Output (Figures 1	2 and 13)	4.5	58	73	86	
			6.0	49	62	73	
t _{PZL} ,	Maximum Propagation D		2.0	345	435	515	ns
t _{PZH}	Analog Output (Figures 1	2 and 13)	4.5	69	87	103	
			6.0	59	74	87	
CIN	Maximum Input Capacit	ance, Channel-	-	10	10	10	pF
	Select or Enable Inputs						
C _{I/O}	Maximum Capacitance		-	35	35	35	pF
	Analog	All Switches					
	I/O	Off					
	Common O/I		-	80	80	80	
	Feedthrough		-	1.0	1.0	1.0	

	Power Dissipation Capacitance (Per Package) (Figure 15)	Typical @25°C,V _{CC} =5.0 V, V _{EE} =0 V	
C _{PD}	Used to determine the no-load dynamic	80	pF
	power consumption:		
	$P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$		



ADDITIONAL APPLICATION CHARACTERISTICS (GND = 0.0 V)

		GND - 0.0	V _{CC}	V _{EE}	Limit	
Symbol	Parameter	Test Conditions	V	V	25 °C	Unit
BW	Maximum On- Channel	f _{in} =1 MHz Sine Wave Adjust f _{in} Voltage to Obtain 0 dBm at				MHz
	Bandwidth or	V _{os}	2.25	-2.25	95	
	Minimum	Increase fin Frequence Until dB Meter	4.50	-4.50	95	
	Frequency	Reads -3 dB	6.00	-6.00	95	
	Response (Figure 5)	R _L =50 Ω, C _L =10 pF				
-	Off-Channel	f _{in} = Sine Wave				dB
	Feedthrough	Adjust f _{in} Voltage to Obtain 0 dBm at	2.25	-2.25	-50	
	Isolation	V _{IS}	4.50	-4.50	-50	
	(Figure 6)	f _{in} = 10 kHz, R _L =600 Ω, C _L =50 pF	6.00	-6.00	-50	
		f _{in} = 1.0 MHz, R _L =50 Ω, C _L =10 pF	2.25	-2.25	-40	
			4.50	-4.50	-40	
			6.00	-6.00	-40	
-	Feedthrough Noise, Channel	$V_{IN} \le 1$ MHz Square Wave ($t_r = t_f = 6$ ns) Adjust R_L at Setup so that $I_S = 0$ A Enable = GND				mVpp
	Select Input to	R_L =600 Ω, C_L =50 pF	2.25	-2.25	25	
	Common O/I		4.50	-4.50	105	
	(Figure 7)		6.00	-6.00	135	
		R _L =10 Ω, C _L =10 pF	2.25	-2.25	35	
			4.50	-4.50	145	
			6.00	-6.00	190	
-	Crosstalk	f _{in} = Sine Wave				dB
	Between Any	Adjust f _{in} Voltage to Obtain 0 dBm at	2.25	-2.25	-50	
	Two Switches	V _{IS}	4.50	-4.50	-50	
	(Figure 14)	f _{in} = 10 kHz, R _L =600 Ω, C _L =50 pF	6.00	-6.00	-50	
		f _{in} = 1 MHz, R _L =50 Ω, C _L =10 pF	2.25	-2.25	-60	
			4.50	-4.50	-60	
			6.00	-6.00	-60	
THD	Total Harmonic	f_{in} = 1 kHz, R _L =10 k Ω , C _L =50 pF THD = THD _{Measured} - THD _{Source}				%
	Distortion	V _{IS} =4.0 V _{PP} sine wave	2.25	-2.25	0.10	
	(Figure 16)	V_{IS} =8.0 V_{PP} sine wave	4.50	-4.50	0.08	
		V _{IS} =11.0 V _{PP} sine wave	6.00	-6.00	0.05	

* Limits not tested. Determined by design and verified by qualification.








Figure 1. On Resistance Test Set-Up









Figure 4. Maximum On Channel Leakage Current, Channel to Channel, Test Set-U_P



* Includes all probe and jig capacitance. Figure 6. Off Channel Feedthrough Isolation, Test Set-U_P






Figure 3. Maximum Off Channel Leakage Current, Common Channel, Test Set-U_P




* Includes all probe and jig capacitance. Figure 5. Maximum On Channel Bandwidth, Test Set-U_P




* Includes all probe and jig capacitance. Figure 7.Feedthrough Noise, Channel Select to Common Out, Test Set-U_P










* Includes all probe and jig capacitance. Figure 9. Test Set-U_P, Channel Select to **Analog Out**






Figure 10. Switching Weveforms

* Includes all probe and jig capacitance. Figure 11. Test Set-U_P, Analog In to Analog Out

0

0

 $\overline{\mathbb{O}}$





Figure 12. Switching Weveforms



ANALOG

POSITION 1 WHEN TESTING THAT AND THAT POSITION 2 WHEN TESTING TPLZ AND TPZL


16

Vcc

kΩ

Figure 13. Test Set-U_P, Enable to Analog Out





* Includes all probe and jig capacitance.






Figure 15. Power Dissipation Capacitance, Test Set- U_p




Figure 16. Total Harmonic Distortion, Test Set-U_P EXPANDED LOGIC DIAGRAM

